Our work is a contribution towards addressing what Thomas Henziger called the grand challenge in embedded software design [5]: "offering high-level programming models that exposes the execution properties of a system in a way that permits the programmer to express desired reaction and execution requirements, permits the compiler and run-time systems to ensure that these requirements are satisfied". In the programming model we describe here, the developer states the permissible timing behavior of the system, a system synthesis step involving both analysis and optimization generates a scheduling solution which at run-time is enforced by the execution environment. With respect to the synchronous programming models, our approach implements a weaker version of time-determinism, still providing a form of timing-predictability sufficient in many applications while remaining closer to mainstay software development practices. This approach is currently being implemented and experimented in the CPAL language development tools and associated runtime environment.
INTRODUCTION
Current design practices in real-time embedded and cyber-physical systems (CPS) usually treat real-time behavior as a mere by-product of the functional implementation. For instance, in many ModelDriven Development (MDD) flows the computational resources available are even considered to be infinite and the quality-of-service that can be offered by the execution platform is just not considered. When timing verification is a matter of concern, typically the complete code is developed and bounds on the task execution times are derived by static or dynamic timing analysis later on. A scheduling analysis then checks whether all tasks can be executed on the system so that the timing requirement are met. This design process is suboptimal: it may result in time-consuming and costly modifications late in the development process, and spare computational resources are not taken advantage of in domains where most of the innovation stems from software.
We advocate an alternative design process and propose to treat the timing as a first-class citizen: the desired timing behavior is specified in a declarative fashion -already at high-level and alongCopyright retained by the authors.
side the functional behavior. At design time, timing bounds on the functional components will be derived and optimized, and the execution framework then enforces the correct timing behavior at run-time. The implementation details, i.e., how exactly the timing behavior is realized at run-time is transparent to the system developer. This is in stark contrast to traditional design and execution environments where precise knowledge about the timing and execution model is required, and often the timing implementation must be provided by the system designer. Our approach is inspired by the synchronous programming models, such as Lustre [4] and Giotto [6] , but provides a weaker version of time-determinism sufficient in many applications, while offering a programming model closer to mainstay software development practices.
First, we detail our approach towards a declarative development of real-time systems, then present the modeling and execution framework that implements our approach.
TIMING DETERMINISM AND TIMING CORRECTNESS
The correctness of a cyber-physical system is not only defined by its functional behavior, but also by its timing behavior. Consequently, deterministic timing behavior, called time determinism in [5] , is desired. Similarly to functional determinism, i.e., the same input always leads to the same output, we desire systems, where the timing of events is pre-determined and well-defined. Modern architectures with history-sensitive components such as caches and buffers, however, lead to significant variations of execution times and are increasingly complex to analyze. Despite the determinism of all individual components of modern processors, the complex interplay thereof appears non-deterministic if it cannot be fully comprehended. In addition, changing environmental conditions, such as temperature or EMI, will affect the functioning of the system. For instance, significant clock drifts are caused by varying temperatures [9] . Completely time-deterministic systems as defined in [5] are thus hard to achieve.
On a side note, the demand for determinism cannot be easily transferred from the functional to the temporal domain for the following reasons: The functional behavior is independent of the target system (modulo implementation errors and hardware failures), whereas the timing behavior depends on the precise target architecture; and small changes to a system can have a tremendous impact on the timing behavior [14] . Similarly, the question of what can be computed? is well studied and can be answered using theoretical abstractions such as Turing machines, whereas the question will the system react within xy ms? requires knowledge about the run-time environment.
A system's timing correctness is usually not nearly as strictly defined as time-determinism. For most systems, it is sufficient if the timing of events respects a set of constraints specific to the needs of the cyber-physical system, thus allowing a substantial degree of freedom. For instance, a system may has to react to an input within a given time bound, the order of some events may be essential, or a computation may has to be repeated periodically. Several, distinct time-deterministic systems can exhibit distinct timing behaviors, which are all considered correct, and furthermore, systems can show substantial timing variations at run-time and still be considered correct. In any case, a time-deterministic system is not a necessity for the timing correctness in general.
DECLARING TIMING CORRECTNESS
As detailed in the previous section, timing correctness does not necessarily entail a fully time-deterministic system, but it requires the fulfillment of a set of temporal constraints. Our aim is to provide a modeling framework, where the developer only needs to specify these constraints that determine the timing correctness. The developer is thus exempt from the burden of specifying how the timing correctness will be realized.
To this end, we provide a modeling and execution environment that treats the timing behavior at design time in a declarative fashion, and determines a feasible schedule -fully transparent to the user -that implements the timing correctness.
The main entities of our modeling framework are processes, which implement some functional behavior. The timing correctness of the system can be declared using the following four types of constraints:
Execution frequency: Each process must be assigned an execution frequency, or execution period. This value denotes the time between two successive releases of the process. The period can be defined as a range instead of a single value. Especially control applications often do not require exact periods, but are valid for a larger range of periods, where the highest rate of execution usually leads to a better control. Example: process τ a executes every [x : y] seconds.
Conditional execution: This activation scheme serves to implement functions that have to interact with the system environment or to enable different functioning modes. Example: process τ a executes (i) if its period has elapsed and (ii) if condition C evaluates to true.
Relative deadlines: The relative deadline denotes the relative time after process invocation until the process has to finish. In contrast to the period, the deadline is a single numeric value.
A range of values would be futile, as the run-time environment must ensure the system is feasible with respect to the most stringent deadline. Unless specified explicitly, a process's deadline is equal to its minimal period. Example: process τ a must complete within y seconds.
Temporal dependencies: A temporal dependency can be required to ensure a chronological order of processes. On top of logical ordering, a minimal and maximal offset between a process is finished and another one is started can be specified. When no temporal dependencies are specified, the execution order is irrelevant. This means that the execution framework is free to select the order of process executions. Example: process τ a must execute after process τ b has finished.
The complete timing correctness is to be specified using these four types of constraints. This list may not be exhaustive, and will be enriched based on the requirements from case-studies and examples that are being developed in the context of this project (see 7) . It should be pointed out that the scheduling specific parameters, such as priorities in case of fixed-priority scheduling or time slots in case of TDMA or Round-Robin, or offsets are not required. In fact, even the scheduling policy of the system does not necessarily need to be communicated to the system designer.
EXECUTION ENVIRONMENT
A strong argument in favor of time-determinism remains debuggability and repeatability. Providing these features to the developer strongly improves the usability of the execution environment. Instead of a fully time-deterministic system, our execution framework shall enforce a fixed and deterministic event order. The exact timing of an event may be subject to variations that can be evaluated by a schedulability analysis, but the order in which observable events, such as process invocation or process termination, happen shall be statically defined. We refer to this property as event-order determinism.
If we solely concentrate on implementing a system's timing correctness, we can select from a large variety of scheduling and execution models. Among the various scheduling algorithm, we have selected FIFO scheduling which is a predictable and lightweight policy particularly suited to our needs: FIFO schedules processes non-preemptively and exhibits event-order determinism, i.e., the order of process executions is defined statically and immutable. With this choice, we favor predictability and simplicity over an optimized use of the computational resources. Considering other scheduling policies will be future work.
In FIFO scheduling [8] , processes are released strictly period and are executed in order of process release. To this end, the scheduler maintains a FIFO queue with ready processes waiting for dispatch. Processes can be assigned priorities, that serve as tie breakers in case of simultaneous process releases.
Nevertheless FIFO scheduling is -in stark contrast to staticcyclic scheduling -a work-conserving scheduling policy and is resilient to overload conditions with respect to event-order determinism. A system-wide clock is required to trigger process activation and to ensure determinism. All process release times are thus subject to the very same clock drifts, enforcing the unique execution order, but also restricting the system to uni-core processors or partitioned multicore scheduling.
FIFO scheduling is known to perform worse than priority-driven dynamic scheduling policies, such as rate-monotonic or earliest deadline first, and is usually considered unfit for real-time systems [7] . We share this opinion in case of sporadic process release times. The critical instance is given when all processes other than process P have just been added to the FIFO queue prior to the release of P. Hence, the system is only schedulable under FIFO scheduling, if the sum of all process execution times is less than the deadline of each process. In a fully time-triggered system with a global clock, offsets can be used to distribute the workload as done in [10] . This offset optimization has great potential to alleviate the performance issues of FIFO scheduling.
The scheduling model is formally defined as follows: We assume a system composed of n processes {τ 1 , . . . τ n } running on a single processor. Each process τ i is represented by a tuple
where O i is the process's release offset, C i the worst-case execution demand, T i the process's period and D i the deadline. A process produces an infinite sequence of jobs τ i, j with j ∈ N. The job release time r i, j of job τ i, j is given by r i, j = O i + jT i (1) and its absolute deadline by
The computation of the execution times is out of scope of this paper. We assume that a timing analysis, either static or dynamic, provides safe bounds on the execution times of the processes.
SCHEDULER SYNTHESIS
The timing correctness is defined based on a set of constraints that just cover the essential minimum of what constitutes a temporally correct system. In our approach, the execution environment is completely statically defined and thus all execution parameters are to be known. In particular, the exact period of each process and the release offsets must be selected beforehand. We bridge this gap using the following two successive steps:
(i) Period Selection: In a first step, the periods are fixed according to one of the three heuristics, in the order of increasing likelihood to determine a feasible schedule.
Best Performance:
The minimal defined periods are selected, thus improving the observable system performance, i.e., highest processing frequency.
Minimal Hyperperiod:
The periods are selected as to minimize the hyperperiod, defined as the least common multiple of the process periods. A minimal hyperperiod makes it easier to use an exact schedulability test based on simulation. In addition, it also eases the comprehension of the system behaviour by the designer.
Lowest Processor Utilization:
The maximal defined periods are selected, thus minimizing the processor utilization and maximizing the chance to derive a schedulable system.
(ii) Offset Optimization: The offsets are selected as to distribute the workload over time and to avoid load peaks, while respecting the timing correctness constraints [10] .
We offer two schedulability checks, an exact test based on simulation and an approximate test based on the schedulability test for non-preemptive scheduling with offsets [12] . A feasibility test via simulation requires simulation up to twice the hyperperiod, which may be infeasible in many situations. We therefore set a time bound to limit the analysis time. Figure 1 illustrates the flow graph of the scheduler synthesis. Our approach differs from other scheduler synthesis tools, such as [1] in that we provide a complete framework to specify, optimize and execute the timing behavior. The scheduler synthesis is thus tailored towards the framework.
DEVELOPMENT PROCESS
So far, we have outlined (i) how the timing correctness can be declared, (ii) how the execution environment schedules the processes, and (iii) how a feasible schedule implementing the desired timing behavior can be determined. In this section, we detail the timing declarative design flow as illustrated in Figure 2 . The parts shaded in blue are the novel components described in the paper.
The model of the cyber-physical system is composed of the functional implementation and the timing declaration. The functional implementation is input to the timing analysis, which computes bounds on the execution times of the functional components, denoted as processes in our framework. Note that we resort the existing static or dynamic analysis tools, as the worst-case execution time problem [13] is out of scope of this paper. The execution time bounds, as well as the timing model are inputs to the scheduler synthesis, which aims to derive a feasible scheduling configuration. If successful, the scheduling configuration is communicated to the simulator and the runtime environment, which implements the scheduling policy on the target system.
Even though the scheduler synthesis is an integral part of the framework, it is transparent to the system designer. The system designer only has access to the (functional and timing) model of the system and to the simulator. The simulator is used to present the synthesized schedule to the designer. 
THE CPAL APPROACH
The ideas developed in this paper are already partially implemented in the CPAL (Cyber-Physical Action Language) modeling and development environment which aims at developing a modeldriven development flow for timing-predictable embedded systems (see [11] ). The vision behind CPAL is that programs can be executed and verified in simulation mode on a workstation and the exact same code can be later run on an embedded board with an equally acceptable timing behavior. CPAL serves to describe both the functional behavior of the functions, that is their code, as well as the functional architecture of the system (i.e., the set of functions, how they are activated, and the data flows among the functions). CPAL offers high-level abstractions that are natural for the development of CPS such as:
• Real-time scheduling mechanisms: processes can be activated with a user-defined period and offset relationships, with the optional requirement that a specific logical condition is fulfilled.
• Finite State Machines (FSM): the logic of a process is defined as a Finite State Machine (FSM) where code can be executed in the states, or upon the firing of transitions.
• Communication channels to support control and data flow exchanges between processes, and read/write to hardware I/O ports with well-defined policies (FIFO or LIFO buffering, data overwriting).
• Introspection mechanisms that enable processes to query at run-time execution characteristics such as their activation rate and activation jitters.
CPAL development is driven by the experience gathered from realistic case-studies. For instance, a CPAL model is used in [15] to simulate the SOME/IP Service Discovery protocol used to manage service-oriented communication in automotive Ethernet networks. CPAL is also used in [2] to propose a solution to the Thales FMTV challenge (timing verification of an aerial video tracking system) and develop a smart parachute for UAVs in [3] .
CPAL is a language jointly developed by our research group at the University of Luxembourg and the company RTaW. The CPAL documentation, graphical editor and simulation engine for Windows, Linux and Raspberry Pi platforms are freely available for all use from http://www.designcps.com.
CONCLUSIONS AND FUTURE WORK
This paper outlines a proposal for the development of CPS using a declarative language for the specification of non-functional timing properties. The same approach can be extended to other non-functional concerns such as power consumption. We believe that the increasing complexity of today's hardware platforms (multicore, SOC, etc) calls for methods that automate the synthesis and deployment embedded systems, and hide away from the programmer the complexity of the scheduling mechanisms and hardware platforms.
Purely synchronous development frameworks have brought major progresses to the development of embedded systems over the last 30 years, and are certainly very well suited in some application domains such as safety-critical systems. However, in many cases, we believe that more lightweight and less demanding programming models are able to guarantee the necessary timing predictability without over-constraining the design and development. The proposal discussed here, currently under implementation and experimentation in the CPAL development environment, is a contribution in that direction.
